The D-RISC: An architecture for use in multiprocessors
نویسنده
چکیده
1 I n t r o d u c t i o n This paper comes from an at tempt to demystify study of the performance of multiprocessor architectures. Its main content is the description of a new type of CPU: a hybrid of RISC and dataflow machines called D-RISC. Advocacy of this is supported by two strands of theoretical investigation. The first describes an execution model which allows analysis of both yon Neumann and dataflow execution and shows that they axe not incompatible. The second shows how a multlprocessor system will exhibit, as a function of loading, three different types of behaviour. CPU performance is related to these: dataflow and von Neumann CPUs perform badly at *This work was suppor~ecl by an SERC studentship
منابع مشابه
Seamless - a latency-tolerant RISC-based multiprocessor architecture
A recurrent problem posed by parallel processing architectures is that of communication latency. In this work, the latency problem is presented with special emphasis given to RISC based multiprocessors. An interprocessor communication model for parallel programs based on locality is presented. This model enables the programmer to manipulate locality at the language level and to take advantage o...
متن کاملA study on the role of the landscape design with the approach of solving the limitations of use for women in the coastal areas in Iran as an Islamic country
The coastal landscape is relatively new and complex category that offers the potential of sharing the sciences of architecture, perspective, nature and the environment, tourism and hospitality, beyond their physical effects on one another, their widespread effects in enhancing identity and the quality of the architectural atmosphere cannot be ignored. Approaches to greeting with beaches in Isla...
متن کاملThe Seamless Computation Model for Efficient Use of Parallel Multiprocessors
Seamless is a model of parallel computation with three primary characteristics and goals: a locality-based data movement programming paradigm, latency-tolerance, and the exploitation of current RISC CPU technology to address fine-grain parallelism without multithreading. These aspects form the underlying framework to which we are designing both a programming language interface and a hardware im...
متن کاملStudying indicators of traditional architecture of Shiraz houses in order to provide a suitable model for contemporary housing design in order to use clean energy
rchitecture is always influenced by various indicators, the most important of which are climatic and physical-spatial indicators. These indicators are well observed in traditional homes and have played an important role in the use of clean energy. In this study, the aim is to study the climatic and spatial indicators of traditional architecture of Shiraz houses in order to provide a suitable mo...
متن کاملExtending OpenMP for Heterogeneous Chip Multiprocessors
The emergence of System-on-Chip (SOC) design shows the growing popularity of the integration of multiple-processors into one chip. In this paper, we propose that high-level abstraction of parallel programming like OpenMP is suitable for chip multiprocessors. For SOCs, the heterogeneity exists within one chip such that it may have different types of multiprocessors, e.g. RISC-like processors or ...
متن کامل